Memory And High-Speed Digital Design

Safeguarding signal integrity with new and faster versions of DRAM.

popularity

As DRAM gets faster, timing constraints, jitter, and signal integrity become harder to control. The real challenge is to understand what can go wrong early in the design process, and that becomes more complex with each new version of memory and higher signal speeds. Stephen Slater, product manager for EDA products at Keysight, talks about how simulation can be applied to these issues, what to test for, and why new memories make it more difficult to achieve an optimal signal pattern.

Ann Mutschler

Ann Mutschler

  (all posts)
Ann Mutschler is executive editor at Semiconductor Engineering.

Source: https://semiengineering.com/memory-and-high-speed-digital-design/

Source: https://webfulnet.com/

Accessibility Dashboard

Accessibility settings have been reset

Help = available voice commands

Hide help = available voice commands

Scroll down = available voice commands

Scroll up = available voice commands

Go to top = available voice commands

Go to bottom = available voice commands

Tab = available voice commands

Tab back = available voice commands

Show numbers = available voice commands

Hide numbers = available voice commands

Clear input = available voice commands

Enter = available voice commands

Reload = available voice commands

Stop = available voice commands

Exit = available voice commands